
FANUC LTD EDIT.
DATE
DESIGN
DESCRIPTION
TITLE
DRAW. NO.
CUST.
PAGE
7 / 12
- 86420E
TMN05034E_A-8642
0E_02.DOC
4.5.1.2 Memory protect signal connection
Wiring to Main Panel B/B1 and the Memory protect switch (SA3) is contained in
Sub Panel E.
Note) When Memory protect switch (SA3) is the OFF condition (Editing the
program is possible condition), a key can't be pulled out from Memory
protect switch.
4.5.1.3 Axis override switch (SA1)
The override switch is provided with a cable including connector that fits CM65 socket.
Layout of rotary switch SA1:
Note) If the parity bit is used, ON/OFF timing of parity bit data is slightly different from the ON/OFF
timing of override signals data when the rotary switch is turned.
Axis Override Switch (SA1)
Significance
+24V 1 2 4 8 16 Parit
A04 B05 A03 A05 B03 B04 B02
Xm+ Xm+ Xm+ Xm+ Xm+ Xm+
0.0 0.1 0.2 0.3 0.4 0.5
CM65
% 0 1 2 4 6 8 10 15 20 30 40 50 60 70 80 90 95 100 105 110 120
Xm+0.0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0
Xm+0.1 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1
Xm+0.2 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1
Xm+0.3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1
Xm+0.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1
Xm+0.5 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
Xm+0.5 is a
arit
bit.
Memory protect
switch (SA3)
Xm+1.4
KEYCOM
A03
B03
CM67
Sub Panel E Main Panel B/B1
P.C.B.
0 1
NO
C